Second-Order Generalized Integrator -Frequency-Locked Loop (SOGI-FLL) is a popular technique available in the grid synchronization literature. This technique uses gain normalization in the frequency locked-loop. This increases the computational complexity. In this paper, we propose an alternative implementation to reduce the computational complexity of the SOGI-FLL. The proposed implementation modifies mainly the frequency locked-loop part and requires normalized voltage measurement. dSPACE 1104 boardbased hardware implementation shows that the proposed implementation executes 20 % faster than the standard implementation. This could be very beneficial for high switching frequency application e.g. ≥ 1 MHz. In addition to the nominal frequency case, multi-resonant implementation is also proposed to tackle grid harmonics using a simpler harmonic decoupling network. Small signal dynamical modeling and tuning are performed for both implementations. Dynamical equivalence is also established between the two implementations. Experimental comparative analysis demonstrates similar or better performance (depending on test scenarios) with respect to the standard implementation of the SOGI-FLL.
Introduction
To reduce the worst impacts of climate change, Renewable Energy Sources (RES) can play a major role. In this regard, International Energy Agency (IEA) set up an ambitious target of 17.6 Gt energy-related carbon emission by 2040 (as opposed to 33.1 Gt in 2018). RES have the potential to contribute in this regard. RES are generally connected through inverters to the traditional power grid. Maximum power can only be transferred to the grid from RES, if the instantaneous phase of both RES and the grid are the same. This process is commonly known as grid synchronization. In addition, many other applications require the phase and frequency information of the traditional power grid [1] , [2] , [3] , [4] , [5] and [6] . As phase and frequency information have huge potential implications, this has attracted the attention of wider engineering communities, resulting to an increasing research effort.
In the grid synchronization literature, Phase-Locked Loops (PLL) are widely used. PLL works by synchronizing with the input signal. As such PLLs are sensitive to phase angle jump. To overcome this limitation of PLL, researchers have paid their attention to frequency which very rarely suffers from sudden change in the actual power system. As a result Frequency-Locked Loop (FLL) has been proposed which works by synchronizing itself with the frequency of the input signal.
In the literature of FLL, Quadratic Signal Generators (QSG) are widely used. There are many different QSG techniques available in the literature, e.g. Phase Locked-Loop [7] , Enhanced Phased Locked-Loop (EPLL) [8] , Second Order Generalized Integrator (SOGI) [9] and [10] and its various extensions including Double SOGI (DSOGI) [11] , self-tuning filter [12] , maximum-likelihood estimator [13] , state-observer [14] and limit cycle oscillator [15] to name a few. For a constructive review on this topic, please consult [16] and the references therein. Out of various techniques, SOGI based techniques can be considered as one of the most popular one. Popular commercial micro-controllers e.g. C2000 TM series from the Texas Instruments has builtin functions for SOGI based technique [17] .
Popularity of SOGI based techniques drawn the attention of many researchers. As a result various modifications are proposed in the literature [9] . Modifications were aimed to improve certain performances of SOGI based techniques, e.g. robustness to DC bias, harmonics. However, better performance comes at a cost of additional computational complexity including additional gains to tune. Moreover, as reported in the literature, SOGI-FLL with additional filters have similar convergence speed like SOGI-FLL. Surprisingly, SOGI-FLL has less overshoot that that of SOGI-FLLs with additional filters. As such in this work, we focus on the standard implementation of the SOGI-FLL. Our aim is to reduce the computational complexity of the basic SOGI-FLL while maintaining similar performances.
In many practical applications, high switching frequencies are warranted now a days. High switching frequencies can increase the efficiency and reduce the size of the converter. In [18] , the authors have proposed an ultra-fast switching frequency gate driver. Google Little Box challenge also received submissions with MHz fast switching frequency [19] . At the sub-MHz switching frequency range, even a 0.5 µs saving in the computation time can be a game changer. This motivates us to consider the alternative implementation of SOGI-FLL that could be computationally simpler.
In this work, we propose an alternative way to calculate the second state variable of the SOGI-FLL and propose a modification in the FLL equation. This along with the use of normalized or per unit voltage measurement, help to eliminate the need of gain normalization which reduces the computational complexity. Moreover, in the case of harmonics, the proposed approach has a simple harmonic decoupling method. One question that naturally arise is that are the two implementations dynamically equivalent. We address this question through small-signal modeling.
In this paper, an alternative implementation of the standard SOGI-FLL has been proposed. The proposed implementation is computationally simpler and has a simple harmonic decoupling network. Moreover, subject to parameter tuning, SOGI-FLL and the proposed alternative implementation are dynamically equivalent. This alternative implementation is the main contribution of this paper.
The rest of this paper is organized as follows: Sec. 2. describes the proposed approach. Modeling and tuning are studied in Sec. 3. Extension to the case of harmonics is described in Sec. 4. Experimental results are given in Sec. 5. Finally, Sec. 6. concludes this paper.
2.
Alternative Implementation of SOGI-FLL Single-phase grid voltage signal with fundamental component and DC bias/offset is given by:
where A is the amplitude, ω is the angular frequency, ϕ is the phase, A 0 is the DC bias and θ ∈ [0, 2π) is the instantaneous phase of the grid voltage signal. SOGI-FLL is a popular technique available in the literature to estimate the parameters of the grid-voltage signal (Eq. (1)). SOGI-FLL works through generating the quadrature signal from the grid-voltage signal using SOGI part while FLL part adapts the time-varying grid frequency. In this work, we propose a simple modifications to both SOGI and FLL part. For further reference, we name the proposed modification as Alternative SOGI (ASOGI). The proposed modification is given in Fig. 1(a) . The main difference is essentially the absence of gain normalization in the FLL part. As such it can be safely claimed that the complexity is marginally less than the original SOGI-FLL. ASOGI-FLL can be mathematically represented as:
where κ, ρ, µ > 0 are tuning parameters, y(t) is the estimated value of ν(t), x(t) is the estimated quadrature signal of ν(t),ω is the estimated grid frequency, y 0 =Â 0 is the estimation of DC bias A o andθ is the estimated value of θ. An advantage of the proposed modification is that it preserves all the transfer functions of the SOGI-FLL [9] . As such they are avoided here for the purpose of brevity. In the steady-state, solutions of x and y are given as:
y =Â sin(θ).
It is to be noted here that amplitude normalization (i.e. measurement in per unit) is necessary for the proposed ASOGI-FLL. Since embedded hardwares always work in the low-voltage e.g. 0-5 V (micro-controller), ±10 V (dSPACE), normalized measurements are a reality in power system control design. As such no additional computational burden is required for the implementation of the proposed technique.
Modeling and Tuning
In this section, small signal modeling and tuning of the two different implementations are performed. Small signal modeling will also help to establish the dynamical equivalence between the two implementations.
Modeling of SOGI-FLL
SOG-FLL shown in Fig. 1 (b) can be mathematically described by the following equations:
where α, β, γ > 0 are tuning gains and the rest of the variables retain the same meaning as in Sec. 2. For further analysis, it is assumed that the SOGI-FLL is near the equilibrium state, i.e. θ =θ, ω =ω, A =Â and A 0 =Â 0 .
Using Eq. (1) and Eq. (3), the frequency estimation dynamics can be written as (using similar approaches as presented in [21] ):
Near the equilibrium point or in the quasi-locked state one can safely assume that A 0 −Â 0 → 0, sin(θ +θ) − sin(2θ) → 0 andω = ω n . From the small-angle approximation formula, one can write that sin(θ −θ) ≈ θ −θ. By applying all these simplifications, Eq. (4c) can be written as:
To obtain the dynamics of the estimated phase-angle, let us consider the time derivative of Eq. (4e) given as:
Using Eq. (3) in Eq. (4c), it can be found that:
Using Eq. (8) in Eq. (7), the instantaneous phase angle dynamics can be written as:
Finally the dynamics of the DC bias estimation can be calculated as:
In the quasi-locked state, it can be assumed that θ −θ → 0. Then the Eq. (10) can be simplified as:
Based on Eq. (6), Eq. (9) and Eq. (11), the transfer function of the linearized frequency, phase and DC offset dynamics of SOGI-FLL are given as:
Gain Tuning of SOGI-FLL
To tune the gains of SOGI-FLL, let us consider the standard second-order transfer function denominator polynomial given as:
where ζ and ω n are the damping-ratio and natural frequency respectively. We assume that ω n = ω n . Next, by comparing the Eq. (13) with the denominator polynomials of Eq. (12a) and Eq. (12b), it can be found that:
Equation (14) can be used to calculate β from α or vice-versa. However, it requires the value of the damping ratio, ζ. Using integral of time weighted absolute error (ITAE) criteria, Subsec. 5.8 in [22] has suggested ζ = 1/ √ 2 as a optimal value for second-order system. This value will be considered here as well. With the selected value of ζ, α = 1 corresponds to β = 78.5. To select the DC loop tuning gain γ, we consider the firstorder transfer function Eq. (12c). The settling time of this system is given by:
A settling time of 50 ms (2.5 cycles) corresponds to γ ≈ 0.25 in Eq. (15) . This completes the tuning of the SOGI-FLL.
Modeling of ASOGI-FLL
Similar to the ideas presented in Subsec. 3.1. , linear modeling of the ASOGI-FLL has also been performed. Details are avoided here for the purpose of brevity. The transfer function of the linearized frequency, phase and DC offset dynamics of SOGI-FLL are given as:
By comparing Eq. (12) and Eq. (16), it can be concluded that SOGI-FLL and ASOGI-FLL are mathematically very similar. Moreover, depending on the parameter values, the two technique coincides e.g. κ = α = 1, µ = γω n and ρ = β. This shows that the two techniques are dynamically equivalent.
Gain Tuning of ASOGI-FLL
Similar to Subsec. 3.2. , by comparing the Eq. (13) with the denominator polynomials of Eq. (16a) and
Eq. (16b), it can be found that
Equation (17) can be used to calculate ρ from κ or vice-versa. Similar to Subsec. 3.2. , ζ = 1/ √ 2 is selected here as well. With the selected value of ζ, κ = 1 corresponds to ρ = 78.5. To select the DC loop tuning gain µ, we consider the first-order transfer function Eq. (16c). The settling time of this system is given by:
A settling time of 50 ms (2.5 cycles) corresponds to µ ≈ 78.5 in Eq. (15) . This completes the tuning of the ASOGI-FLL.
Remarks on the Similarity between SOGI-FLL and ASOGI-FLL
From the parameter tuning procedures described in Subsec. 3.2. and Subsec. 3.4. , it is very clear that ASOGI-FLL and SOGI-FLL have the same linearized dynamics. The main difference is in the signal normalization procedure. SOGI-FLL does feedback linearization type signal normalization while ASOGI-FLL avoids this by using normalized measurement. One criticism of the proposed solution is that the frequency estimation dynamics become dependent on the amplitude changes. However, this is not the case if normalized measurements are used. Normalized or per unit measurements are widely used in the power system estimation literature. It is to be noted here that both techniques are nonlinear. As such having same linear dynamics does not necessarily mean that both techniques would react exactly the same way in the presence of disturbance or harmonics.
Multi-Frequency ASOGI-FLL
Harmonics polluted grid voltage signal is given by:
where A i , ω i , ϕ i and θ i are the amplitude, angular frequency, phase and instantaneous phase of the individual harmonic components respectively. ASOGI-FLL as described in Sec. 2. considers only the case of i = 1. However, in the presence of harmonics ASOGI-FLL can longer provides zero steady-state error. To eliminate the steady-state error, following the ideas of [23] , parallel operation of the multiple ASOGI block coupled with a frequency identification block can be one possible solution. For further development, we name this structure as parallel ASOGI-FLL (PASOGI-FLL). PASOGI-FLL can be mathematically represented as for n number of frequency components with i = 1, 2, . . . , n as:
with ω i = ω·i and e = (ν−y 0 −y 1 −y 2 −. . .−y n ). Graphical representation of PASOGI-FLL is given in Fig. 2 . This figure shows that PASOGI-FLL has a very simple harmonic decoupling network. This can be considered an improvement w.r.t. the harmonic decoupling network of the standard SOGI-FLL given in Fig. 8 of [20] .
For the sake of computational simplicity, let us consider that only the third harmonics is present. In this case, the grid frequency estimation transfer function is given by:
where a 3 = α(ω 1 + ω 3 ), a 2 = (ω 2 1 + ω 2 3 ) and a 1 = αω 1 ω 2 (ω 1 + ω 2 ) and a 0 = ω 2 1 ω 2 2 . Bode magnitude plot of the transfer function is given in Fig. 3 . 
Experimental Results
To evaluate the performance of the two techniques, dSPACE R 1104 board based Hardware-In-the-Loop (HIL) experimental study has been performed. Voltage signal was acquired using the built-in 12-bit LTC1410 Analog-to-Digital Converter (ADC) from Analog Devices. The two techniques have been implemented in Matlab/Simulink with a sampling frequency of 10 kHz. All the continuous integrators are implemented using third-order discrete integrator [23] . The same parameter values are selected as given in Subsec. 3.2. and Subsec. 3.4. Block diagram representation of the experimental setup is given in Fig. 4 . To test the computational efficiency, dSPACE Profile has been used. According to the Profiler, the average execution time for ASOGI-FLL is approximately 2.35 µs while SOGI-FLL took approximately 2.95 µs. This counts for roughly 20 % time saving by the proposed implementation. It is to be noted here that dSPACE 1104 board is a powerful embedded computing hardware. For low-cost domestic applications, lower end micro controllers are more widely used. There is a possibility that the execution time saving could be even higher in those low-cost microcontrollers. However, this is yet to be tested.
To test the algorithms, we have considered grid voltage signal with and without harmonics. For the harmonics case, we considered the grid voltage has 20 % Total Harmonic Distortion (THD) comprising of third, fifth and seventh order harmonics. In both cases, sudden jump of frequency, phase, amplitude and DC offset are considered. Comparative experimental results and test conditions are given in Fig. 5 and Fig. 6 .
Frequency jump test: Both techniques have similar performances in terms of frequency estimation. How- ever, the techniques slightly differed in terms of phase estimation error. ASOGI's peak frequency estimation error is slightly higher than that of SOGI. Same goes for the case with harmonics.
Phase jump test: Similar behavior can be seen as that of frequency jump tests i.e. frequency estimation performance is very similar and slight difference for the phase estimation error. It is to be mentioned here that in the presence of harmonics, ASOGI converged faster than SOGI.
Amplitude jump test: In this case, significant performance difference can be observed between SOGI and ASOGI. With and without harmonics, both frequency and phase estimation error for ASOGI converged much faster than SOGI. In addition, the peak overshoot and peak estimation error were slightly smaller for ASOGI than that of SOGI.
DC jump test:
This test demonstrate that ASOGI has much faster and smoother dynamics compared to SOGI. The frequency and phase estimation error converged at least 1 full cycle faster w.r.t. SOGI. Decaying oscillatory transient response can be seen for SOGI while no such phenomenon can be observed for ASOGI.
In addition to the above attractive features, in the case of multiple adaptive filters, the harmonic decoupling network is very simple for ASOGI-FLL where as SOGI-FLL has a complicated harmonic decoupling network structure. SOGI-FLL uses FLL gain normalization where as ASOGI-FLL does not use any gain normalization. Despite these differences, the performances of both techniques are similar. These results demonstrate the effectiveness of the proposed alternative implementation of the SOGI-FLL.
Conclusions
In this paper, an alternative implementation of the SOGI-FLL has been proposed for both nominal and distorted grid conditions. In the case of distorted grid, the proposed approach uses multiple filters in parallel using a simple harmonic decoupling network. The proposed modifications eliminate the need of FLL gain normalization. In this regard, it reduces the computational complexity. Extensive experimental results are presented. Experimental results demonstrated the suitability of the proposed alternative implementation.
The proposed approach performed similar to SOGI-FLL when the grid voltage suffered from sudden jump in phase and frequency while performed better when the grid voltage suffered sudden jump in amplitude and DC offset.
